Fix a clock checking bug: current on tuples was raising a failure. (aff712cb) · Commits · verimag / synchrone / lustre-v6 · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

L

lustre-v6
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Incidents

Snippets Groups Projects

Admin message

gricad-gitlab sera indisponible mardi 08/04/2025 entre 12h00 et 13h30 pour une opération de maintenance.

aff712cb

Commit aff712cb authored 16 years ago by Erwan Jahier

Downloads
- Patches
- Plain Diff

Fix a clock checking bug: current on tuples was raising a failure.

parent ced97002

No related branches found

No related tags found

No related merge requests found

Changes 3

Hide whitespace changes

Inline Side-by-side

Showing

src/evalClock.ml 7 additions, 5 deletions

src/evalClock.ml
src/test/should_work/clock/when_node.lus 1 addition, 2 deletions

src/test/should_work/clock/when_node.lus
src/test/test.res.exp 24 additions, 3 deletions

src/test/test.res.exp

with 32 additions and 10 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment