Skip to content
Snippets Groups Projects
  1. Jan 04, 2020
  2. Jan 03, 2020
    • Philippe Waroquiers's avatar
      Ensure GDB warnings are styled. · 6ec1d75e
      Philippe Waroquiers authored
      While handling the comments of Tom related to
        [RFC] Have an option to tell GDB to detect and possibly handle mismatched exec-files.
        https://sourceware.org/ml/gdb-patches/2019-12/msg00621.html
      I saw that GDB warnings are produced ignoring the given styles.
      
      This patch:
        * ensures that style markups are properly handled by "warning".
        * changes 'set/show data-directory' so that file style is used
          in warnings and in 'show message'
        * changes all other messages in top.c to use file style when appropriate.
        * Uses the above data-directory changes in gdb.base/style.exp
      
      2020-01-03  Philippe Waroquiers  <philippe.waroquiers@skynet.be>
      
      	* ui-file.c (stdio_file::can_emit_style_escape)
      	(tee_file::can_emit_style_escape): Ensure style is used also on
      	gdb_stderr when gdb_stderr is a tty supporting styling, similarly
      	to gdb_stdout.
      	* main.c (set_gdb_data_directory): Use file style to output the
      	warning that the given pathname is not a directory.
      	* top.c (show_history_filename, gdb_safe_append_history)
      	(show_gdb_datadir): Use file style.
      
      2020-01-03  Philippe Waroquiers  <philippe.waroquiers@skynet.be>
      
      	* gdb.base/style.exp: Test that warnings are styled.
      6ec1d75e
    • Hannes Domani's avatar
      solib_target_free_so memory leak · 44f81a76
      Hannes Domani authored
      gdb/ChangeLog:
      
      2020-01-03  Hannes Domani  <ssbssa@yahoo.de>
      
      	* solib-target.c (struct lm_info_target):
      	Change offsets to be a unique_xmalloc_ptr.
      	(solib_target_relocate_section_addresses): Update.
      44f81a76
    • Hannes Domani's avatar
      windows_clear_solib memory leak · 25057eb0
      Hannes Domani authored
      gdb/ChangeLog:
      
      2020-01-03  Hannes Domani  <ssbssa@yahoo.de>
      
      	* windows-nat.c (windows_clear_solib): Free so_list linked list.
      25057eb0
    • Sergey Belyashov's avatar
      Allow individual targets to decide if string escapes should be allowed. Disable for PPC and Z80. · 16d87673
      Sergey Belyashov authored
      	PR 25311
      	* as.h (TC_STRING_ESCAPES): Provide a default definition.
      	* app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
      	NO_STRING_ESCAPES.
      	* read.c (next_char_of_string): Likewise.
      	* config/tc-ppc.h (TC_STRING_ESCAPES): Define.
      	* config/tc-z80.h (TC_STRING_ESCAPES): Define.
      16d87673
    • Nick Clifton's avatar
      Fix potential illegal memory access when parsing a corrupt PEF format file. · f2a3559d
      Nick Clifton authored
      	PR 25307
      	(bfd_pef_parse_function_stubs): Correct the test that ensures that
      	there is enough data remaining in the code buffer before
      	attempting to read a function stub.
      f2a3559d
    • Nick Clifton's avatar
      Fix potential illegal memory access failures in the BFD library by ensuring... · 7a0fb7be
      Nick Clifton authored
      Fix potential illegal memory access failures in the BFD library by ensuring that the return value from bfd_malloc() is checked before it is used.
      
      	PR 25308
      	* elf-properties.c (_bfd_elf_convert_gnu_properties): Check the
      	return value from bfd_malloc.
      	* elf32-arm.c (bfd_elf32_arm_vfp11_fix_veneer_locations): Likewise.
      	(bfd_elf32_arm_stm32l4xx_fix_veneer_locations): Likewise.
      	(elf32_arm_filter_cmse_symbols): Likewise.
      	(elf32_arm_write_section): Likewise.
      	* mach-o.c (bfd_mach_o_core_fetch_environment): Likewise.
      	(bfd_mach_o_follow_dsym): Likewise.
      	* pef.c (bfd_pef_print_loader_section): Likewise.
      	(bfd_pef_scan_start_address): Likewise.
      	(bfd_pef_parse_function_stubs): Likewise.
      	(bfd_pef_parse_symbols): Likewise.
      7a0fb7be
    • Nick Clifton's avatar
      a2322019
    • Hannes Domani's avatar
      For PE format files, the base relocation table is necessary if the image is... · dc9bd8c9
      Hannes Domani authored
      For PE format files, the base relocation table is necessary if the image is loaded at a different image base than specified in the PE header.  This patch provides a new option --enable-reloc-section to force the generation of this section.
      
      	* emultempl/pe.em: Add new option --enable-reloc-section.
      	* emultempl/pep.em: Likewise.
      	* ld.texi: Document --enable-reloc-section.
      	* pe-dll.c (pe_dll_build_sections): Use pe_dll_enable_reloc_section.
      	(pe_dll_fill_sections): Simplify by calling pe_exe_fill_sections.
      	* pe-dll.h: Add extern declaration of option flag.
      	* pep-dll.c (pe_dll_enable_reloc_section):
      	Add alias define for pep_dll_enable_reloc_section.
      	* pep-dll.h: Add extern declaration of option flag.
      dc9bd8c9
    • Sergei Trofimovich's avatar
      Fix ld/PR25316 for the ia64 target by refusing to support binary merging. · b26a3d58
      Sergei Trofimovich authored
      	ld/PR25316
      	* elfnn-ia64.c (elfNN_ia64_merge_private_bfd_data): don't fail
              on binary inputs ld/PR25316.
              (is_ia64_elf): new helper to filter on ia64 objects.
      b26a3d58
    • Jan Beulich's avatar
      Arm64: correct address index operands for LD1RO{H,W,D} · 5437a02a
      Jan Beulich authored
      Just like their LD1RQ{H,W,D} counterparts, as per the specification the
      index registers get scaled by element size.
      5437a02a
    • Jan Beulich's avatar
      Arm64: correct {su,us}dot SIMD encodings · 567dfba2
      Jan Beulich authored
      According to the specification these permit the Q bit to control the
      vector length operated on, and hence this bit should not already be set
      in the opcode table entries (it rather needs setting dynamically). Note
      how the test case output did also not match its input. Besides
      correcting the test case also extend it to cover both forms.
      567dfba2
    • Jan Beulich's avatar
      Arm64: correct uzp{1,2} mnemonics · 8c45011a
      Jan Beulich authored
      According to the specification, and in line with the pre-existing
      predicate forms, the mnemonics do not include an 'i'.
      8c45011a
    • Jan Beulich's avatar
      Arm64: correct 64-bit element fmmla encoding · f4950f76
      Jan Beulich authored
      There's just one bit of difference to the 32-bit element form, as
      per the documentation.
      f4950f76
    • Jan Beulich's avatar
      Mach-O: misc build adjustments · 4bb7a87e
      Jan Beulich authored
      Oldish gcc warns about local variables shadowing outer scope ones.
      Additionally %lx is not (always) suitable to print the result of
      bfd_get_32().
      4bb7a87e
    • Bernd Edlinger's avatar
      Add myself to gdb/MAINTAINERS · 6e2118f5
      Bernd Edlinger authored
      2020-01-03  Bernd Edlinger  <bernd.edlinger@hotmail.de>
      
      	* MAINTAINERS (Write After Approval): Add myself.
      6e2118f5
    • Luis Machado's avatar
      Remove stale references to Cell BE · 8133c7dc
      Luis Machado authored
      While reading some code i noticed we're still referencing Cell BE in a couple
      parts. This patch removes those.
      
      v2: Update comment in gdb/target.h.
      
      gdb/ChangeLog:
      
      2020-01-02  Luis Machado  <luis.machado@linaro.org>
      
      	* proc-service.c (get_ps_regcache): Remove reference to obsolete
      	Cell BE architecture.
      	* target.h (struct target_ops) <thread_architecture>: Likewise.
      
      Change-Id: I7a9ccc603b00db22a6275bc5ab69e1417148cb72
      8133c7dc
    • GDB Administrator's avatar
      Automatic date update in version.in · 6687b129
      GDB Administrator authored
      6687b129
  3. Jan 02, 2020
    • Sergey Belyashov's avatar
      Add support for the GBZ80, Z180, and eZ80 variants of the Z80 architecure. ... · 6655dba2
      Sergey Belyashov authored
      Add support for the GBZ80, Z180, and eZ80 variants of the Z80 architecure.  Add an ELF based target for these as well.
      
      	PR 25224
      bfd	* Makefile.am: Add z80-elf target support.
      	* configure.ac: Likewise.
      	* targets.c: Likewise.
      	* config.bfd: Add z80-elf target support and new arches: ez80 and z180.
      	* elf32-z80.c: New file.
      	* archures.c: Add new z80 architectures: eZ80 and Z180.
      	* coffcode.h: Likewise.
      	* cpu-z80.c: Likewise.
      	* bfd-in2.h: Likewise plus additional Z80 relocations.
      	* coff-z80.c: Add new relocations for Z80 target and local label check.
      
      gas	* config/tc-z80.c: Add new architectures: Z180 and eZ80. Add support
      	for assembler code generated by SDCC. Add new relocation types. Add
      	z80-elf target support.
      	* config/tc-z80.h: Add z80-elf target support. Enable dollar local
      	labels. Local labels starts from ".L".
      	* testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
      	* testsuite/gas/all/fwdexp.s: Likewise.
      	* testsuite/gas/z80/suffix.d: Fix failure on ELF target.
      	* testsuite/gas/z80/z80.exp: Add new tests
      	* testsuite/gas/z80/dollar.d: New file.
      	* testsuite/gas/z80/dollar.s: New file.
      	* testsuite/gas/z80/ez80_adl_all.d: New file.
      	* testsuite/gas/z80/ez80_adl_all.s: New file.
      	* testsuite/gas/z80/ez80_adl_suf.d: New file.
      	* testsuite/gas/z80/ez80_isuf.s: New file.
      	* testsuite/gas/z80/ez80_z80_all.d: New file.
      	* testsuite/gas/z80/ez80_z80_all.s: New file.
      	* testsuite/gas/z80/ez80_z80_suf.d: New file.
      	* testsuite/gas/z80/r800_extra.d: New file.
      	* testsuite/gas/z80/r800_extra.s: New file.
      	* testsuite/gas/z80/r800_ii8.d: New file.
      	* testsuite/gas/z80/r800_z80_doc.d: New file.
      	* testsuite/gas/z80/z180.d: New file.
      	* testsuite/gas/z80/z180.s: New file.
      	* testsuite/gas/z80/z180_z80_doc.d: New file.
      	* testsuite/gas/z80/z80_doc.d: New file.
      	* testsuite/gas/z80/z80_doc.s: New file.
      	* testsuite/gas/z80/z80_ii8.d: New file.
      	* testsuite/gas/z80/z80_ii8.s: New file.
      	* testsuite/gas/z80/z80_in_f_c.d: New file.
      	* testsuite/gas/z80/z80_in_f_c.s: New file.
      	* testsuite/gas/z80/z80_op_ii_ld.d: New file.
      	* testsuite/gas/z80/z80_op_ii_ld.s: New file.
      	* testsuite/gas/z80/z80_out_c_0.d: New file.
      	* testsuite/gas/z80/z80_out_c_0.s: New file.
      	* testsuite/gas/z80/z80_reloc.d: New file.
      	* testsuite/gas/z80/z80_reloc.s: New file.
      	* testsuite/gas/z80/z80_sli.d: New file.
      	* testsuite/gas/z80/z80_sli.s: New file.
      
      ld	* Makefile.am: Add new target z80-elf
      	* configure.tgt: Likewise.
      	* emultempl/z80.em: Add support for eZ80 and Z180 architectures.
      	* emulparams/elf32z80.sh: New file.
      	* emultempl/z80elf.em: Likewise.
      	* testsuite/ld-z80/arch_ez80_adl.d: Likewise.
      	* testsuite/ld-z80/arch_ez80_z80.d: Likewise.
      	* testsuite/ld-z80/arch_r800.d: Likewise.
      	* testsuite/ld-z80/arch_z180.d: Likewise.
      	* testsuite/ld-z80/arch_z80.d: Likewise.
      	* testsuite/ld-z80/comb_arch_ez80_z80.d: Likewise.
      	* testsuite/ld-z80/comb_arch_z180.d: Likewise.
      	* testsuite/ld-z80/labels.s: Likewise.
      	* testsuite/ld-z80/relocs.s: Likewise.
      	* testsuite/ld-z80/relocs_b_ez80.d: Likewise.
      	* testsuite/ld-z80/relocs_b_z80.d: Likewise.
      	* testsuite/ld-z80/relocs_f_z80.d: Likewise.
      	* testsuite/ld-z80/z80.exp: Likewise.
      
      opcodes	* z80-dis.c: Add support for eZ80 and Z80 instructions.
      6655dba2
    • Tamar Christina's avatar
      AArch64: Set the correct ELF class for AArch64 stubs (PR/25210) · 0db131fb
      Tamar Christina authored
      This fixes PR 25210 by specifying the the correct ELF class for AArch64 stubs.
      After doing this the stub section starts behaving like a normal object file
      loaded from disk.  That is SEC_LINKER_CREATED causes us to have to write the
      section manually.
      
      This flag was added as a fix for PR 24753.  I believe that
      fix to still be correct as linker created sections don't have a size on disk
      and it fixes the Arm bootstrap regression. But in this case specifying the
      correct section class also makes the stub section not be considered by
      compress.c.
      
      So I'm partially revert this change so that we don't have to manage the section
      manually as implied by SEC_LINKER_CREATED.
      
      bfd/ChangeLog:
      
      	PR 25210
      	PR 24753
      	* elfnn-aarch64.c (_bfd_aarch64_create_stub_section): Set ELF class.
      
      ld/ChangeLog:
      
      	PR 25210
      	PR 24753
      	* emultempl/aarch64elf.em (elf${ELFSIZE}_aarch64_add_stub_section):
      	Remove SEC_LINKER_CREATED.
      	* testsuite/ld-aarch64/aarch64-elf.exp: Add erratum835769-843419.
      	* testsuite/ld-aarch64/erratum835769-843419.d: New test.
      0db131fb
    • Szabolcs Nagy's avatar
      [ARM][gas] fix build breakage with gcc-10 by using correct enum type · a65b5de6
      Szabolcs Nagy authored
      Fixes
      
      ../../gas/config/tc-arm.c: In function 'parse_reg_list':
      ../../gas/config/tc-arm.c:1946:35: error: implicit conversion from 'enum reg_list_els' to 'enum arm_reg_type' [-Werror=enum-conversion]
       1946 |        reg = arm_reg_parse (&str, REGLIST_RN);
            |                                   ^~~~~~~~~~
      
      gas/ChangeLog:
      
      	* config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
      	REGLIST_RN.
      a65b5de6
    • Nick Clifton's avatar
      d73b58f4
    • GDB Administrator's avatar
      Automatic date update in version.in · a7e3d08a
      GDB Administrator authored
      a7e3d08a
  4. Jan 01, 2020
Loading