Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
L
lutils
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
verimag
synchrone
lutils
Commits
d35866c6
Commit
d35866c6
authored
1 month ago
by
erwan
Browse files
Options
Downloads
Patches
Plain Diff
refactor: rewrite rif and lutin emacs mode
parent
c8fa1405
No related branches found
No related tags found
Loading
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
emacs/lutin.el
+85
-84
85 additions, 84 deletions
emacs/lutin.el
emacs/rif.el
+60
-57
60 additions, 57 deletions
emacs/rif.el
with
145 additions
and
141 deletions
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment