-
- Downloads
x86: have insns acting on segment selector values allow for consistent operands
While MOV to/from segment register as well as selector storing insns already permit 32- and 64-bit GPR operands, selector loading insns and ARPL do not. Split templates accordingly.
Showing
- gas/config/tc-i386-intel.c 2 additions, 1 deletiongas/config/tc-i386-intel.c
- gas/testsuite/gas/i386/i386-intel.d 38 additions, 0 deletionsgas/testsuite/gas/i386/i386-intel.d
- gas/testsuite/gas/i386/i386.d 38 additions, 0 deletionsgas/testsuite/gas/i386/i386.d
- gas/testsuite/gas/i386/i386.s 50 additions, 0 deletionsgas/testsuite/gas/i386/i386.s
- gas/testsuite/gas/i386/x86_64-intel.d 36 additions, 0 deletionsgas/testsuite/gas/i386/x86_64-intel.d
- gas/testsuite/gas/i386/x86_64.d 36 additions, 0 deletionsgas/testsuite/gas/i386/x86_64.d
- gas/testsuite/gas/i386/x86_64.s 46 additions, 0 deletionsgas/testsuite/gas/i386/x86_64.s
- opcodes/i386-opc.tbl 10 additions, 5 deletionsopcodes/i386-opc.tbl
- opcodes/i386-tbl.h 954 additions, 892 deletionsopcodes/i386-tbl.h
Loading
Please register or sign in to comment