Add code to handle even-numbered only register operands (36c3ae24) · Commits · Sebastien Michelland / binutils-gdb · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

B

binutils-gdb
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

36c3ae24

Commit 36c3ae24 authored 21 years ago by Nick Clifton

Downloads
- Patches
- Plain Diff

Add code to handle even-numbered only register operands

parent e5379b03

No related branches found

No related tags found

No related merge requests found

Changes 12

Expand all Hide whitespace changes

Inline Side-by-side

Showing

cpu/ChangeLog 24 additions, 0 deletions

cpu/ChangeLog
cpu/frv.cpu 280 additions, 181 deletions

cpu/frv.cpu
cpu/frv.opc 27 additions, 2 deletions

cpu/frv.opc
opcodes/ChangeLog 12 additions, 0 deletions

opcodes/ChangeLog
opcodes/frv-asm.c 31 additions, 0 deletions

opcodes/frv-asm.c
opcodes/frv-desc.c 49 additions, 37 deletions

opcodes/frv-desc.c
opcodes/frv-desc.h 7 additions, 6 deletions

opcodes/frv-desc.h
opcodes/frv-dis.c 9 additions, 0 deletions

opcodes/frv-dis.c
opcodes/frv-ibld.c 54 additions, 0 deletions

opcodes/frv-ibld.c
opcodes/frv-opc.c 165 additions, 109 deletions

opcodes/frv-opc.c
opcodes/frv-opc.h 5 additions, 2 deletions

opcodes/frv-opc.h
opcodes/po/opcodes.pot 32 additions, 28 deletions

opcodes/po/opcodes.pot

with 695 additions and 365 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment