Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
B
binutils-gdb
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Sebastien Michelland
binutils-gdb
Commits
020efce5
Commit
020efce5
authored
9 years ago
by
Nick Clifton
Browse files
Options
Downloads
Patches
Plain Diff
Fix typo in print_insn_rl78_common function.
PR target/19747 * rl78-dis.c (print_insn_rl78_common): Fix typo.
parent
efd5b507
No related branches found
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
opcodes/ChangeLog
+5
-0
5 additions, 0 deletions
opcodes/ChangeLog
opcodes/rl78-dis.c
+2
-1
2 additions, 1 deletion
opcodes/rl78-dis.c
with
7 additions
and
1 deletion
opcodes/ChangeLog
+
5
−
0
View file @
020efce5
2016-03-01 Nick Clifton <nickc@redhat.com>
PR target/19747
* rl78-dis.c (print_insn_rl78_common): Fix typo.
2016-02-24 Renlin Li <renlin.li@arm.com>
* arm-dis.c (coprocessor_opcodes): Add fp16 instruction entries.
...
...
This diff is collapsed.
Click to expand it.
opcodes/rl78-dis.c
+
2
−
1
View file @
020efce5
...
...
@@ -229,7 +229,8 @@ print_insn_rl78_common (bfd_vma addr, disassemble_info * dis, RL78_Dis_Isa isa)
if
(
do_bang
)
{
/* If we are going to display SP by name, we must omit the bang. */
if
((
oper
->
type
==
RL78_Operand_Indirect
||
RL78_Operand_BitIndirect
)
if
((
oper
->
type
==
RL78_Operand_Indirect
||
oper
->
type
==
RL78_Operand_BitIndirect
)
&&
oper
->
reg
==
RL78_Reg_None
&&
do_sfr
&&
((
oper
->
addend
==
0xffff8
&&
opcode
.
size
==
RL78_Word
)
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment